

B1 4. (Amended) The device of claim 1 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid, and 2-ethylhexyl ester of acrylic acid.

B2 5. (Amended) A semiconductor device comprising:

Sub C2 a resinous substrate having an uneven surface;

a resinous layer provided on said uneven surface of said resinous substrate and having a planarized surface; and

a thin-film transistor provided on said planarized surface of said resinous layer; an interlayer dielectric layer comprising a resinous material provided over said thin-film transistor; and

[an indium tin oxide layer] at least one pixel electrode provided on said interlayer dielectric layer,

wherein said thin-film transistor comprises:

a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region; and

a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween, and

wherein said semiconductor layer comprises silicon and is obtained by crystallizing amorphous silicon.

B3 7. (Amended) The device of claim 5 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid, and 2-ethylhexyl ester of acrylic acid.

B4 11. (Amended) A semiconductor device comprising:

Sub C4 a resinous substrate having an uneven surface;

a resinous layer provided on said uneven surface of said resinous substrate and

116

B

sub 4
cont'd
By
mcl

having a planarized surface; and

a transistor provided on said planarized surface of said resinous layer, said transistor comprising:

a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region;

a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween,

wherein said semiconductor layer comprises microcrystalline silicon.

12.

10

15. (Amended) The device of claim 11 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid, and 2-ethylhexyl ester of acrylic acid.

B5

15.

13

16. (Amended) The device of claim 12 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid, and 2-ethylhexyl ester of acrylic acid.

Please add the following new claims:

9.

5

--17. The device of claim 5 wherein said pixel electrode comprises an indium tin oxide.

B6
sub
C5

18. A semiconductor device comprising:

a resinous substrate having an uneven surface;

a resinous layer provided on said uneven surface of said resinous substrate and having a planarized surface; and

a thin film transistor provided on said planarized surface of said resinous layer, and said thin film transistor comprising:

17

B

Sub C6
Cont'd

a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region;
a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween,
wherein said channel formation region comprises amorphous silicon.

17. 16
19. The device of claim 18 wherein said thin film transistor is an inverted-staggered thin-film transistor.

B6
Sub
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
C33
C34
C35
C36
C37
C38
C39
C40
C41
C42
C43
C44
C45
C46
C47
C48
C49
C50
C51
C52
C53
C54
C55
C56
C57
C58
C59
C60
C61
C62
C63
C64
C65
C66
C67
C68
C69
C70
C71
C72
C73
C74
C75
C76
C77
C78
C79
C80
C81
C82
C83
C84
C85
C86
C87
C88
C89
C90
C91
C92
C93
C94
C95
C96
C97
C98
C99
C100

20. The device of claim 18 wherein said substrate comprises a material selected from the group consisting of polyethylene terephthalate, polyethylene naphthalate, polyethylene sulfite and polyimide.

21. The device of claim 18 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid and 2-ethylhexyl ester of acrylic acid

22. The device of claim 18 wherein said interlayer dielectric layer comprises polyimide.

23. A semiconductor device comprising:
a resinous substrate having an uneven surface;
a resinous layer provided on said uneven surface of said resinous substrate and having a planarized surface; and
a thin film transistor provided on said planarized surface of said resinous layer;
an interlayer dielectric layer comprising a resinous material provided over said thin-film transistor;
at least one pixel electrode provided on said interlayer dielectric layer,
wherein said thin film transistor comprising:

18 B

Sub 6
C17
a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region;
a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween,
wherein said semiconductor layer comprises amorphous silicon.

22.
21
24. The device of claim 23 wherein said thin film transistor is an inverted-staggered thin-film transistor.

23.
21
25. The device of claim 23 wherein said substrate comprises a material selected from the group consisting of polyethylene terephthalate, polyethylene naphthalate, polyethylene sulfite and polyimide.

24.
21
26. The device of claim 23 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid and 2-ethylhexyl ester of acrylic acid.

Sub
C17
27. The device of claim 23 wherein said interlayer dielectric layer comprises polyimide.

28. A semiconductor device comprising:
a resinous substrate having an uneven surface;
a resinous layer provided on said uneven surface of said resinous substrate and having a planarized surface; and
a thin-film transistor provided on said planarized surface of said resinous layer, wherein said thin-film transistor comprises:
a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region; and

19

B

Sub 27
a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween, and

wherein said channel formation region comprises microcrystalline silicon.

28 *27*
29. The device of claim 28 wherein said thin film transistor is an inverted-staggered thin-film transistor.

Sub 27
30. The device of claim 28 wherein said substrate comprises a material selected from the group consisting of polyethylene terephthalate, polyethylene naphthalate, polyethylene sulfite and polyimide.

Sub 27
31. The device of claim 28 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid and 2-ethylhexyl ester of acrylic acid

26 *27*
32. The device of claim 26 wherein said pixel electrode comprises an indium tin oxide.

Sub 28
33. A semiconductor device comprising:
a resinous substrate having an uneven surface;
a resinous layer provided on said uneven surface of said resinous substrate and having a planarized surface; and
a thin-film transistor provided on said planarized surface of said resinous layer;
an interlayer dielectric layer comprising a resinous material provided over said thin-film transistor; and
at least one pixel electrode provided on said interlayer dielectric layer,
wherein said thin-film transistor comprises:
a semiconductor layer comprising a source region, a drain region, and a channel formation region provided between said source region and said drain region; and

20

B

Sub 32
a gate electrode provided adjacent to said channel formation region with a gate insulating film therebetween, and
wherein said semiconductor layer comprises microcrystalline silicon.

32' 31'
34. The device of claim 33 wherein said thin film transistor is an inverted-staggered thin-film transistor.

B6
Sub
Mc. Sub
E.H.
35. The device of claim 33 wherein said substrate comprises a material selected from the group consisting of polyethylene terephthalate, polyethylene naphthalate, polyethylene sulfite and polyimide.

36. The device of claim 33 wherein said resinous layer comprises a material selected from the group consisting of methyl ester of acrylic acid, ethyl ester of acrylic acid, butyl ester of acrylic acid and 2-ethylhexyl ester of acrylic acid

35' 31'
37. The device of claim 33 wherein said pixel electrode comprises an indium tin oxide. -

REMARKS

The Examiner's Official Action dated July 21, 1999 has been received and its contents carefully noted. Filed concurrently herewith is a *Request for a One Month Extension of Time* which extends the shortened statutory period for response to November 21, 1999. Accordingly, applicant respectfully submits that this response is being timely filed.

Claims 1-8 and 11-16 were pending in the present application prior to the above amendment. Claims 4, 5, 7, 11, 15 and 16 have been have been amended and new claims 17-37 have been added to recite additional protection to which applicant is entitled. Accordingly, claims 1-8 and 11-37 are now pending in the present application and, for the reasons set forth in detail below, are believed to be in condition for allowance.